BUKU | SAIDNA ZULFIQAR BIN TAHIR (VIKAR)

(1)

(2)

ADD&REMOVE

ﺝ

ﺕ

! "

#

$ ﺕ

#

%ﺱ'

BUS

(

%ﺱ'

VCC&GND

(

) ' ! *+! ' " ! ,

ﺕ

'

(

- ﺡ

SELECT

(

/

-

0 !

1 ' 2ﺕ

3 ﺝ

ﺝ

3 % ﺱ ﺕ +4ﺹ

!

6ﺕ

3 ﺝ, 7 +- 8 ' 9!

:

ERROR

;

MAIN TOOLS

;

WIRING TOOLS

<

DRAWING TOOLS

<

* =

NET LIST

<

(3)

@ +!

,',

pcb

A

@ +! '

B

PCB

A

@ +! '

C /8 9

PCB

D

EF !

Gﺱ ﺱ

D

!

6ﺕ

D

TRACK

D

PAD

H

FILL

H

PAD

H

POLYGON PLANE

H

STRING

H

SAVE

EDIT>MOVE

%ﺱ'

PCB

'

ﺥ J,'

AUTO PLACE

#

8 ﺕ %

#

'

ﺥ J,'

B ﺕ %ﺱ'

AUTO ROUTE

(

9 ﺱ /9 !

(

PRINT

(4)

@ +! $, M ﺕ 1

NNN sheet

ﺕ 1 @ +! ' " = C' , NNN

ﺝ 8 9 ' " ' 0= O

protel 99se >! 8 /9 8 / >P '

file > 0C

new / ﺥQ ' ﺕ 1 * = % ﺥ G! ! ﺱ G= $ ﺡ % > G! R '

1 ' ' browse

/ >P ' B ﺡ % > R my design

, / F ﺱ '

> 0C new @ +! ' S ﺱ * * = T 9 9ﺝ / >P ' $ ﺡ % > G! R '

protel 99se % > G! /9 ! '

,' ' 9! ﺕ 1 %ﺱ' U " 8 *

% > G! F ' * = % ﺕ G! 8 ' ﺹ ' $ ﺡ

rename F * B ﺡ % >

,'

1 * = ﺕ

ﺕ 1 @ +! ' , % G! ' 9! % ﺱ ﺕ Uﺝ

NNN ADD&REMOVE NNN

1 ' V: 1ﺱ ' ' " browse sch

1 add/remove 9 % ,' G!

R 8

add WXﺱ % 0 ! ' ok

- ) ' ! WXﺱ % >2 !

G! = Y

ﺱ /9 8 ﺱ U O S ﺱ O B 1 !

NNN ﺝ / + ﺕ 1 @ +! ' ) ' !

NNN

1 ' ' " browse sch

,' find /9 8 / >P B ' / F %ﺱ

/' ﺱ , " ' ) ' ! /' 1

N N

/ V ﺕ ﺱ G> ! "

Z ) ' ' ' ! " ' 0 : 1 1 ' ,

scope % >2 ! " ﺕ ' [ ﺱ T

\

a ]

specified path

\

1 ' @?= ﺝ

path C G! ' ﺹ

b ]

listed library

\ C G! ' ﺹ GF = ' @?= ﺝ

C ]

all drives

\ ' * ' [ ﺱ C G! ' ﺹ

R ﺕ G! [ ﺱ O 1ﺕ 8 9 library

,' F , ) ' ! add to library

list ' ) ' !

ﺕ G! ' ﺝ !

browse sch 1 = Y

,' F * " >^1 , /9 9 P

,' F place

ﺕ G! ? ! '

1

,' ', +4ﺹ

N N N

ﺥ : 9 ﺱ ', > G - ﺡ ' ﺕ G!

(5)

NNN lib ref \ Part type \ Orientation pins \ Hidden pins \ Hidden fields \

,' F , > 0C " $ = part fields

(6)

N net label \

8 ﺕ G! ? , $ ﺕ " >^1 ,

net label / 4 ﺱ O %

' " place\net\net label

, % , ! G- ﺡ '

net label ﺱ ', > net label

m, ﺡ 8 ﺱ U net label

V: 1ﺱ ' G!

net label % > G! / 4 ﺱ

bus entery,bus place\bus,bus entery

G! place\power port

% ,' G!

power port % > G! " ﺕ '

signal ground ' 9! " !8 C , view\toolbar\drawwing tools

,' WXﺱ =' place graphic

image

b / F

(7)

NNN place\text frame % ,' G! inside area \ Outside area \ wire-net label,power port

o

Gﺕ' ﺹ ' power port

wire Conection \

deselect

\

toggle selection

\

! ' > 0C " toggle selection

edit\ edit\paste array , % , !

1 ' /9 8 / >P ' item count

1 ' , ' 2ﺕ = 9 ﺕ drag selection \ graphical editing

(8)

] title block \ organization

% ,' G!

# ] show border \

G! mlﺡ +4ﺹ ', ' > 0C " $ = q

( ] sheet color & border color \

standard styles ,' G!

> 0C +4ﺹ G ﺱ 6ﺕ , % use custom

style change font G! / 4 ﺱ color option % > G! / 4 ﺱ

# ]

1 8 +4ﺹ ,' 2` , ﺱ T 6ﺕ

cursor/grid option

% > G! / 4 ﺱ

erc option > 0C U>ﺕ ﺱ G=

duplicate component desinator ,

multiple net names on net ' > 0C ﺱ $ = O9b , 9> $ = duplicate component desinator \ multiple net names on net \

(9)

< ] % ﺱ ﺕ ` ﺝ ' 2

r ] ` ﺝ ' 2

wire

NNN WIRING TOOLS NNN

] %ﺱ'

sheet symbol

# ] '

sheet entery

( ] '

port

3 ] $ ! ' ﺱ wire

; ] %ﺱ' Uﺝ bus

< ] %ﺱ' Uﺝ bus entery

r ] " lC Uﺝ net label

NNN DRAWING TOOLS NNN

] G ﺥ " ! "

# ] G ﺥ 9>: " ! "

( ] ) ' ! *+! ' ) ' ! W2b '

3 ] $ ! edit\paste array 9 G!

NNN * =

NET LIST NNN

! * = " design\creat netlist

> 0C /9 8 / >P ' % , !

output format % > j ! > " ﺕ

* = netlist : ' / 4 ﺱ Uﺝ

8 9 ' 9 G!,0- % > 0C ﺱ 6ﺕ, , ! ' ' 0= O ok

* = netlist

G! * = " 8

@ +! ' PCB

% > G! / 4 ﺱ , " $ ﺕ Z

9 G! U G2 0 = *2

NNN +4ﺹ 9>: ?

NNN

] * = 9 schematic

8 G U F b 1 ! *! , G! R +! ' ! * =

! 8 WXﺱ % > G! ﺱ GFﺹ ' 9! place\sheet symbol

U F %ﺱ' Uﺝ

% > G! / 4 ﺱ 8 ' ! 9 ﺕ # ] ! 6ﺕ sheet symbol

" 1U! , % > G! F ,' ' ,

! sheet symbol

(10)

9 ` U >! symbol

' ! * = ' ﺝ ! name

file name

, 9> 2

file name

9 P 9

.sch

9

( ] 1 9 Fﺡ ! ' sheet entery

>! 8 place

Gﺝ, ﺥ ,', Uﺕ' P

' , smbol

F ' , WXﺱ % > G! j ! ) ' ! Uﺝ '

,' sheet entery

ﺝ, ﺥ ,', , O * ` 8 Gﺕ ! G

sheet entery

, % > G! " ﺕ '

3 ] 8 9 $ ﺡ sheet symbol

% > O 1 ﺕ 1 * =

>! 8 ' ! * = 1 ' ' G ﺡ ' place

> 0C creat sheet symbol

, R '

,' sheet 1 * = ' " % > G! F ) ' !

O 1 ﺕ

sheet

symbol

G! ) ' !

%ﺱ' ' ) ' ! ' 9! /9 ﺕ 1 * = ' B ﺡ

/ ' ) ' ! p ? ' Uﺕ' P ,

O , Gﺝ, ﺥ ,', T 8 9

sheet symbol

9 2 ) ' !

NNN

netlist ? 8

' ﺱ G= +4ﺹ 9>:

' ! * =

>! 8

design > 0C

creat netlist % > R '

NNN

p ! ﺕ 1 ' 9! /9 ! % ' ! * = ' G , sheet symbol

>! 8 tools

> 0C hierarchy down\up ,' , R '

sheet symbol G!

' 9! % ﺥ % > F % > ` ' p ! ﺕ 1

(11)

@ +! O, M

PCB

NNN

@ +! ,',

pcb NNN

' 9 my design >! 8

file > 0C new ,' /9 8 / >P ' , R '

* = pcb

ﺕ / F * 9 G!

my design

' , = Y

8 ' ﺹ

rename @ +! ' , ,' F * /

pcb % G!

NNN

@ +! ' B

PCB NNN

@ +!' PCB

! ) ' ! B $ = Uﺝ

design\option\layers

9 8 K %U! B % ,' G! \

] keepout layer

\

ﺕ B " ' ' *2 , G! % ﺱ

# ] multi layer

\

, G ! B " p `ﺕ' via

o 8 B /9>> @`ﺕ !

G2 2- 7 +-]

, pad *2 B " $ = q ' ﺹ '

pad

G1 /9 ( ] top overlay &bottom overlay

\

, G2 0 = *2 designator

,

command B " '

G! / M 1

3 ] top layer &bottom layer

\

" ' 8 , ,' B ' G ! p ﺥ , B ﺕ

9 9 ﺥ % ﺱ ﺕ B

NNN

V: 1ﺱ " P ' B h ' 6ﺕ status bar

1

% ,' G!

NNN

G! K L 9> G B * 9ﺡ B M " $ =

(12)

NNN status bar

' ﺹ

1 mil ==1/1000 inch

,

1mm==1/10 cm

NNN

toolbar % > G! / 4 ﺱ place\keep out\track

% ,' G! match by

% > G! j ! $ _!

width C

(13)

C , 9> , $ ﺡ ' g ﺕ t b % G U ﺕ O 1ﺕ R different

% U ﺕ O 1ﺕ R 9 G! t b % g ﺕ " g ﺕ " t b

NNN PAD NNN

Pad *_! 9>> G! u ' ﺱ " >^1 9 ' B 9>: %

smd

9 ' 9 ' u ' ﺱ 8 pad

,' F ﺕ G! ' R

6ﺕ ,

% > G! F * ,' !

NNN FILL NNN

8 W! 8 ,9+! P Uﺝ

fill > 0C 8 ' " , % > G! / 4 ﺱ

fill >! place 8 % > G! / 4 ﺱ

' toolbar % > G! / 4 ﺱ

NNN POLYGON PLANE NNN

>! 8 9 ' - ?! 9 *2 * 1 2> place

> 0C

polygon plane 1 >2 ! R '

8 >P ' " , % > G! R '

9 8 K ' ! " 1U! G! \

] connect to net

\

* ! 1 " ' /9 " ﺕ / C /9 G ! 1

B 1 ! ' 9! ' G! GND

8 > 0C , , 9>> G! *ﺹ, ﺕ

% 0 ! # ] grid size&track width&layer

\

1 9 C /8 9 polygon

'

9 ' 9?! " : , % > G! j ! polygon

` ! ' ﺹ

G! /9 ' ,

track width s ﺕ t b %

polygon " ﺕ '

' , % > G! layer

B % polygon

'

j ! ' 9 B

% > G! ( ] hatching style

\

9 C , 8 polygon

9>2 ! " ﺕ ' ,' '

' ﺹ 3;

, DH B 1 ! 9 G! " ﺕ G?= , 1b , ﺝ' 3;

/ 4 ﺱ ﺝ'

G! ' ﺱ % ﺥ G! / ,9+! 1 )>ﺕ " 8 9 polygon

$ 1b '

' ﺹ % > G! j !

NNN STRING NNN

>! 8 " ! " place

> 0C string % > G! R '

G! R '

% > > 0C 9 C ' G ! B ' " ! % ﺥ G! C ﺱ " %U! 2

mirror ﺕ C ' S 2 ! ' ﺹ %> ! ﺕ 9 $ =

' : 9 ﺥ " ﺡ '

(14)

NNN SAVE NNN

> 0C ' " export

>! file @ +! ' * = " % ﺥ G! C , ='

autocad 9 P C ' / 4 ﺱ ' !

dxf " q ' % > G! / ﺥQ

9 P ' ﺹ

pcb % > G! / ﺥQ

EDIT>MOVE*** NNN

> 0C 9 8 K %U!

\

] move selection

\

9> G! ﺝ ﺝ % ' /9 R 1

# ] flip selection

\

', G! ' S 2 ! ' ﺹ ' /9 R 1

( ] breack track

\

1 ,' F

track S ! ﺡ , track

,

/ 1 , /9! ' /9 2 1 9> G! ﺡ S !

*** %ﺱ'

PCB

' ﺥ J,'

***

* = , ﺕ 1 K L %ﺱ' O 1ﺕ 8 WP netlist

@ +! ' pcb

> 0C load

netlist >! 8 '

design ` ' ﺹ ' % > G! R

error ,' execute

U " ! $ ﺕ / 1 G2 0 = *2 $ ﺡ % > G! F @ +!

pcb *? >!

1 8 9 % : 0 : $, / Z ' ﺱ "21! : G! page down

R $ ﺡ /9 K L ﺕ % > G! : ' +4ﺹ

K L L ﺡ ,

, K L ,' ﺱ " lC ﺕ G! " >^1 % > g'0 8 9ﺡ ﺕ ' K L F ﺱ 9 F 8 page up

' ' "

G! /9 9 G! ' t = M P GZ ' 0`ﺱ ' K L v ,' $ ﺡ , % > G! F ,' ` / - ' ! ' ﺹ ' delete

, % > G!

>! 8 WXﺱ j ! ' K L 9 9 4C 9 ' C /8 9 U ,' place > 0C line ' % > G! R ) ' ! *2 ' f- %ﺱ' Uﺝ

NNN B $ = 1 " ' %U! 2

keepout layer

" 9 G!

% > F " P ' ' ,' ﺱ O8B U>ﺕ '

NNN

9 G! n' ﺥ ' 8 + G?= 1b ' ﺹ ^ >:

ﺕ G! F ' 9 8 n' ﺥ Gﺕ 9 % > %ﺱ' ﺥ * ! w ! '' %

' *ﺥ ' G`ﺱ >! 2! U ,' drag

(15)

NNN AUTO PLACE NNN tools\auto placement\auto place

,' G! %

1 ' $ 1 ! ' L /9 8 / >P 1 )>ﺕ preferences

> 0C cluster

placer 9 G! $ =

> 0C statistical placer 8 M ﺕ /9 ^ P ' 9! 8 ﺱ fﺕ ! p ! interactive place WXﺱ,

align % > G! R '

NNN

' ﺥ J,' B ﺕ %ﺱ'

AUTO ROUTE NNN clearence constraint

1 ' rule classes

, % > G! F *

1 ' minimum clearance

Fﺹ = * 9ﺡ width constraint

1 ' % > G! F * design rules

" P 1 ' % Z ' ! routing layers 1 /9 8 / >P ' % > G! F *

top layer ' '

- ﺡ horizontal ,

bottom layer - ﺡ ' '

vertical ' " % G! '

(16)

NNNN

B ﺕ ' ﺹ B ﺕ %ﺱ' \

, 4ﺕ " % > G! *1b B *_! top

layer '

not used 4 ﺱ ' ! ﺕ % > G!

, Z ' / bottom layer

U '

Y, ' ﺱ any

9> %ﺱ' * Uﺝ O 1ﺕ ' U ﺕ ﺕ % '

NNN

9 ﺕ _ 9ﺡ * ` 8 % )>ﺕ M P Uﺝ % Z ' ! B ' ! /,ab via

p ! 1 )>ﺕ , B , ' pad

, 1 9 ' ﺝ, '

design\rules 9 % )>ﺕ *

NNN

>! ' ﺥ ' L B ﺕ %ﺱ' B *ﺡ ! ﺝ 8 9 auto route

9 8 K >! " > 0C " 1U! % ,' G! \

] all

\

, G! / 4 ﺱ > 0C " 8 * *! B ﺕ %ﺱ' "

9 G > 0C 9 /9 R t = M P ' L B 1 ! 9> $ = 1 " '

# ] net

\

,' F net

9 G! %ﺱ' * ! B ﺕ F @?=

( ] connection

\

K L $ ﺕ ,' F , > 0C " R auto place

G! %ﺱ' $ ﺕ /9 3 ] component

\

,' F G! %ﺱ' p ! B ﺕ F

; ] area

\

G! %ﺱ' / ,9+! p ! B ﺕ 8 / ,9+! R

NNN

9 ﺱ /9 !

NNN

Fﺡ ! O 1ﺕ 8 9 /9 ! auto route

,' ﺱ G= 9 % > F

8 ok ' ﺹ "

G! /9 U 1 /9 !

,' ﺱ EF ! ,8 8 EF !

% 9 ﺥ : ,

1 6ﺕ ﺱ $ 1b " >^1 9 ﺥ : 9 ﺥ Uﺝ 1 display % ,' G! +4ﺹ V: 1ﺱ ' k ,

NNN

PRINT

K L 8 NNN

print K L 8 " = C PCB

>! 8 file

0C > print\preview

R '

,' % > G! F

@ +! ' , ' " print

1 ' % G! % ﺕ G!

p ! 1 )>ﺕ print

, F1ﺝ 8 K L 8 print

, 9 4ﺱ , / ﺱ GZ ' '

(17)

F ﺕ / " G ﺱ - ?! " ' PROTEL

T, Uﺝ

O " '

/' ' 0= ' 0= O PROTEL 99 SE

9 G! ' ' ﺥ 8 ' F 8

9 G1 lP 2! / ﺕ - ?! " ' 0ﺝ F

P

k >! \ i

G 8 ! R PROTELL 99 SE

/9> \ *ﺕ, P

# i k! ﺝ J8 ! PROTEL 99 SE

/9> \ ! 9 ! S9>U! x

ﺝ

Microworld.blogfa,com