Digital Logic Design
Naehyuck Chang Dept. of EECS/CSE
Seoul National University 4190.201.001
2010 Spring Semester
L P L E mbedded L ow- P ower L aboratory Supplementary Slide for the lab
ELPL
Embedded Low-Power LaboratoryLogic Tester
Detect high and low
Share the same power supply
Share the reference voltage, i.e., GND
2
Circuit under
test Power
supply
+
!
Logic tester
! + Probe
Tuesday, March 23, 2010
CMOS Logic Gates
Threshold voltage of MOSFETs
GND
VT of NMOS VT of PMOS VDD
Gate is destroyed Gate is destroyed
Logic 1
Logic 0
Not allowed for steady state NMOS on
PMOS on
ELPL
Embedded Low-Power LaboratoryLogic Tester
Detect high
Should have no loading effect
Detect low
Should have no loading effect
How current sink for the LED drive?
Output impedance
4
220
220 74LS04
74HCT04
Tuesday, March 23, 2010
Diode (1)
P-N junction diode
1N4148
ELPL
Embedded Low-Power LaboratoryDiode (2)
Ideal diode
Forward bias: V1 > V2 Reverse bias: V1 < V2
V1 V2
Tuesday, March 23, 2010
Diode (4)
Real diode
Break down
Silicon Diode
Germanium
Diode
ELPL
Embedded Low-Power LaboratoryLogic Tester
Prevent from floating
Can we combine these together?
8
220
100K
220
100K
Tuesday, March 23, 2010
Diode (6)
Diode in digital circuits
Silicon Diode: switching and rectification Germanium Diode: detection
ELPL
Embedded Low-Power LaboratoryLogic Tester
Final design
10
220
220
100K100K
High Low
Tuesday, March 23, 2010