0 DAFTAR PUSTAKA
[1] Quadri, Imran Rafiq, dkk. Mei 2007, “Modelling of Topologies of Interconnection Networks Based on Multidimensional Multiplicity”. Raport de Recharche, Institut National De Recherche En Informatique Et En Automatique : France. Hlm.17
[2] Tanjung, Chairunnisa FR. 2013, “Analisis Kinerja Jaringan Switching Batcher-Banyan”. Departemen Teknik Eektro Universitas Sumatera Utara, Medan.
[3] Sirait, Louis Putra Yudha. 2013, “Analisis Kinerja Jaringan Switching Banyan”. Departemen Teknik Elektro Universitas Sumatera Utara, Medan.
[4] Patel, J.H. 1981, “Performance of processor-memory interconnections for multiprocessors”. IEEE. Trans. Comput., C-30(10):p.771–780.
[5] Harper, D.T., and Jump, J.R. 1987. “Performance Evaluation of Reduced Bandwidth Multistage Interconnection Networks”. Department of
Electrical and Computer Engineering Rice University.
[6] http://www.mathcs.emory.edu/~cheung/Courses/561/Syllabus/90 parallel/Delta.html
[7] Kumar, Manoj, and Jump, J.R. 1986. “Performance of Unbuffered Shuffle-Exchange Networks”. IEEE. Trans. Comput., C-35(6):p.574. [8] Dias, Daniel M., and Jump, J. Robert.1981, “Analysis and Simulation of
