• Tidak ada hasil yang ditemukan

Fundamentals of Microelectronics

N/A
N/A
Protected

Academic year: 2024

Membagikan "Fundamentals of Microelectronics"

Copied!
43
0
0

Teks penuh

(1)

Fundamentals of Microelectronics

CH1 Why Microelectronics?

CH2 Basic Physics of Semiconductors

CH3 Diode Circuits

CH4 Physics of Bipolar Transistors

CH5 Bipolar Amplifiers

CH6 Physics of MOS Transistors

CH7 CMOS Amplifiers

CH8 Operational Amplifier As A Black Box

CH16 Digital CMOS Circuits

(2)

2

Chapter 7 CMOS Amplifiers

7.1 General Considerations

7.2 Common-Source Stage

7.3 Common-Gate Stage

7.4 Source Follower

7.5 Summary and Additional Examples

(3)

Chapter Outline

(4)

CH7 CMOS Amplifiers 4

MOS Biasing

Voltage at X is determined by VDD, R1, and R2.

VGS can be found using the equation above, and ID can be found by using the NMOS current equation.

 

 

S ox

n

TH DD

TH GS

TH GS

ox n D

S D GS DD

L R C W V

R V R

V V R

V V

V V

V L V

C W I

R I R V

R V R

1

2

2 1

&

&

1

2 1

2 1 2

1 1

2 2

1 2





(5)

Self-Biased MOS Stage

The circuit above is analyzed by noting M1 is in saturation and no potential drop appears across RG.

DD D

S GS

D

D

R V R I V

I   

(6)

CH7 CMOS Amplifiers 6

Current Sources

When in saturation region, a MOSFET behaves as a current source.

NMOS draws current from a point to ground (sinks current), whereas PMOS draws current from VDD to a point (sources current).

(7)

Common-Source Stage

D D ox

n v

D m v

R L I

C W A

R g A

2 0

(8)

CH7 CMOS Amplifiers 8

Operation in Saturation

In order to maintain operation in saturation, Vout cannot fall below Vin by more than one threshold voltage.

The condition above ensures operation in saturation.

GS TH

DD D

D

TH D

D DD

GS

TH out

in

V V

V I

R

V I

R V

V

V V

V

)

(

(9)

Example 7.4

(10)

10

CS Stage with =0

L out

in

L m

v

R R

R

R g

A

(11)

CS Stage with   0

However, Early effect and channel length modulation affect CE and CS stages in a similar manner.

 

O L

out in

O L

m v

r R

R R

r R

g A

||

||

(12)

CH7 CMOS Amplifiers 12

CS Gain Variation with Channel Length

Since is inversely proportional to L, the voltage gain actually becomes proportional to the square root of L.

D ox n D

ox n

v

I

WL C

I

L C W

A 

 2

2 

(13)

CS Stage with Current-Source Load

To alleviate the headroom problem, an active current- source load is used.

This is advantageous because a current-source has a high output resistance and can tolerate a small voltage drop across it.

 

2 1

2 1

1

||

||

O O

out

O O

m v

r r

R

r r

g A

(14)

CH7 CMOS Amplifiers 14

PMOS CS Stage with NMOS as Load

Similarly, with PMOS as input stage and NMOS as the load, the voltage gain is the same as before.

)

||

( 1 2

2 O O

m

v g r r

A  

(15)

CS Stage with Diode-Connected Load

Lower gain, but less dependent on process parameters.

 

 

 

 

 

1 2

2 1

2 1 2

1

||

1 ||

/ / 1

O O

m m

v

m m

v

r g r

g A

L W

L W g g

A

(16)

16

CS Stage with Diode-Connected PMOS Device

Note that PMOS circuit symbol is usually drawn with the source on top of the drain.

 

 

 

1 2

1

2

1 || ||

o o

m m

v

r r

g g

A

(17)

CS Stage with Degeneration

Similar to bipolar counterpart, when a CS stage is

degenerated, its gain, I/O impedances, and linearity change.

0

1 1

0

D v

S D

S

m

A R

R R

R g r

        

 

 0

1

S m

D v

g R

A R

(18)

CH7 CMOS Amplifiers 18

Example of CS Stage with Degeneration

A diode-connected device degenerates a CS stage.

2 1

1 1

m m

D v

g g

A R

(19)

CS Stage with Gate Resistance

Since at low frequencies, the gate conducts no current, gate resistance does not affect the gain or I/O impedances.

 0

R

G

V

(20)

CH7 CMOS Amplifiers 20

Output Impedance of CS Stage with Degeneration

Similar to the bipolar counterpart, degeneration boosts output impedance.

O S

O m

out

g r R r

r  

(21)

Output Impedance Example (I)

When 1/gm is parallel with rO2, we often just consider 1/gm.

2 2

1 1

1 1 1

m m

m O

out

r g g g

R  

 

 

(22)

CH7 CMOS Amplifiers 22

Output Impedance Example (II)

In this example, the impedance that degenerates the CS stage is rO, instead of 1/gm in the previous example.

1 2

1

1 O O O

m

out

g r r r

R  

(23)

CS Core with Biasing

Degeneration is used to stabilize bias point, and a bypass capacitor can be used to obtain a larger small-signal

voltage gain at the frequency of interest.

D m G

v S

m D G

v

g R

R R

R

R A R

g R R R

R R

R A R

2 1

2 1

2 1

2 1

||

, ||

|| 1

||

 

 

 

(24)

CH7 CMOS Amplifiers 24

Common-Gate Stage

Common-gate stage is similar to common-base stage: a rise in input causes a rise in output. So the gain is positive.

D m

v

g R

A 

(25)

Signal Levels in CG Stage

In order to maintain M1 in saturation, the signal swing at Vout cannot fall below Vb-VTH.

(26)

Example 7.12

26

(27)

I/O Impedances of CG Stage

The input and output impedances of CG stage are similar to those of CB stage.

D out

R R 

m in

g

R  1   0

(28)

CH7 CMOS Amplifiers 28

CG Stage with Source Resistance

When a source resistance is present, the voltage gain is equal to that of a CS stage with degeneration, only positive.

S m

D v

g R A R

 1

(29)

Generalized CG Behavior

When a gate resistance is present it does not affect the gain and I/O impedances since there is no potential drop across it ( at low frequencies).

The output impedance of a CG stage with source resistance is identical to that of CS stage with degeneration.

m O

S O

out

g r R r

R  1  

(30)

CH7 CMOS Amplifiers 30

Example of CG Stage

Diode-connected M2 acts as a resistor to provide the bias current.

D O

S m

O m

out

R r R

r g g

R 1 || ||

1 2

1

1

 

  

 

 

m m Dm

S

in out

R g

g

R g v

v

2 1

1

1  

(31)

CG Stage with Biasing

R1 and R2 provide gate bias voltage, and R3 provides a path for DC bias current of M1 to flow to ground.

 

m

m S m D

in

out

g R

R g

R

g R

v

v 

 

/ 1

||

/ 1

||

3 3

(32)

CH7 CMOS Amplifiers 32

Source Follower Stage

 1

A

v
(33)

Source Follower Core

Similar to the emitter follower, the source follower can be analyzed as a resistor divider.

L O

m

L O

in out

R g r

R r

v v

1 ||

||

(34)

Example 7.17

34

(35)

Source Follower Example

In this example, M2 acts as a current source.

2 1

1

2 1

1 ||

||

O O

m

O O

v

r g r

r A r

(36)

CH7 CMOS Amplifiers 36

Output Resistance of Source Follower

The output impedance of a source follower is relatively low, whereas the input impedance is infinite ( at low

frequencies); thus, a good candidate as a buffer.

L m

L O

m

out

R

R g g r

R 1 ||

||

1 || 

Ro g1m ||rO 1Rg rDm O if RD 0
(37)

Source Follower with Biasing

RG sets the gate voltage to VDD, whereas RS sets the drain current.

The quadratic equation above can be solved for ID.

 

2

2 1

TH S

D DD

ox n

D

V I R V

L C W

I    

(38)

CH7 CMOS Amplifiers 38

Supply-Independent Biasing

If Rs is replaced by a current source, drain current ID becomes independent of supply voltage.

(39)

Example of a CS Stage (I)

M1 acts as the input device and M2, M3 as the load.

3 2

1 3

3 2

1 3

1

||

||

1 ||

||

||

1 ||

O O

O m

out

O O

O m

m v

r r

g r R

r r

g r g

A

 

 

 

(40)

CH7 CMOS Amplifiers 40

Example of a CS Stage (II)

M1 acts as the input device, M3 as the source resistance, and M2 as the load.

3 3

1

2

1 ||

1

O m

m

O v

g r g

A r

(41)

Examples of CS and CG Stages

With the input connected to different locations, the two circuits, although identical in other aspects, behave differently.

1 _

2

1

O v CG

S m

A r

g R

 

_ 1

(1

2 2

)

2

||

1

v CS m m O S O O

A   g  g r R  r r

(42)

CH7 CMOS Amplifiers 42

By replacing the left side with a Thevenin equivalent, and recognizing the right side is actually a CG stage, the

voltage gain can be easily obtained.

Example of a Composite Stage (I)

2 1

1 1

m m

D v

g g

A R

(43)

Example of a Composite Stage (II)

This example shows that by probing different places in a circuit, different types of output can be obtained.

Vout1 is a result of M1 acting as a source follower whereas Vout2 is a result of M1 acting as a CS stage with degeneration.

1 2

2

4 3

3 2

|| 1 1

||

1 ||

m O

m

O O

m in

out

r g g

r g r

v v

Referensi

Dokumen terkait

The use of P AVO suggests further optima (that the source and load impedance should be the same), which is incorrect and does not enable the design of highly power efficient low

The approach is based on the conviction that when organized, communities have sufficient control over forested land and are equipped with the right skill sets to decide and

When the borrowing constraint parameter is equal to 0.2 and the parameter of relative risk aversion is equal to three, for example, then the average bond price in the economy with

were found to be associated with HIV-1 drug resistance.22 It is important to understand the interplay of factors associated with HIV drug resistance, especially in low to middle-income

Shunt converter is a voltage- source converter VSC which is connected in parallel with the same AC supply line and acts as a current source to eliminate current disruption and mitigates

Interaction of mutant with growth stage was highly significant including variation for disease resistance, plant PH and ear height EH, number of leaves LPP and other traits, some of

Degeneration of outer hair cell in the peripheral auditory system is known to be associated with tinnitus, while auditory plasticity theory, upregulation of excitation of cen- tral

The mechanism of RND efflux pumps plays an important role in Gram- negative bacteria resistance.4 The mechanism of plasmid- mediated multidrug resistance is associated with the encoding