Implementation of One cycle Controller for Single phase Bi-directional Converter
Ramani Kannan1*, Lokesh N2 , Khairul Nisak Md Hasan3 and Aravind CV4
1,3Department Electrical and Electronics Engineering, Universiti Teknologi PETRONAS, Bandar Seri Iskandar, 32610 Tronoh, Perak, Malaysia.
2Department of Electrical and Electronics Engineering, SR Engineering College, Warangal, India.
4School of Engineering, Taylor's University, Subang Jaya Malaysia 47500.
*E-mail: [email protected]
Abstract
The main concern about the bi-directional AC-DC converter is to maintain utility power factor near to unity. One Cycle Controller (OCC) is one of the outstanding control techniques to control these power electronic converters. One Cycle Controller comprises one integrator with reset along with a few linear components like analog comparators, flip-flops, and a clock. This paper presents a hardware implementation of Constant Power Factor-One Cycle Controller (CPF-OCC) which is practiced on the single phase bi-directional AC-DC converter.
Keywords: One Cycle Controller, single phase bi-directional AC-DC converter.
INTRODUCTION
Nowadays, power electronic converters are playing a vital role in electrical engineering from the generation to the utilization of electrical power. Active Power Filters (APF), Bi-directional converters, Grid-Tied inverters, and Power factor corrected rectifiers are indispensable converters in electrical power systems. The switches used in these converters are to be controlled for its effective utilization. Different control techniques have been developed by researchers like Peak current control, average current control, hysteresis current control, Borderline control, Pulse Width Modulation (PWM) techniques, Repetitive control, Dead Beat control, Sliding mode control, Fuzzy control and One Cycle Control [1,2].
Each method has its own advantages and disadvantages.
Comparing OCC with other methods, OCC doesnβt require high-speed digital microprocessor or analog multipliers of high precision or a high-speed DSP chip with a fast ADC, which results in high complex, low reliability, and high cost. One Cycle Controller comprises one integrator with reset along with a few linear components like analog comparators, flip-flops, and a clock. Moreover, it is the fastest, simplest, efficient and compact controller. The One Cycle Control technique was proposed by K. M. Smedley and his general theory was published in [3]. Since then, many studies have been made on OCC techniques [3-15, 17-21]. The author T.Jinβs paper [8]
presents the integration of a one cycle control circuit into one
chip to control all the indispensable converters. Aluisio A. M.
Bento proposed a control strategy, named Hybrid PWM OCC (HOCC), which keeps the NP potential at the center potential of the dc-link voltage while maintaining near unity power factor with low current harmonic content [17].
Grid-connected unity-power-factor converters based on OCC do not require the service of phase locked loop or any other synchronization circuits for interfacing with the utility. As a result, these schemes are becoming increasingly popular. The author Dharmraj V. Ghodke has proved using large signal modeling that the increasing power handled by the converter deteriorates the power factor [11]. This limitation is overcome with the CPF-OCC [12]. This paper is written to give an idea of the design of a powerful technique CPF-OCC. This would also help to design the basic One Cycle Controller.
This paper is organized as follow, where the next section describes the brief concept of Constant power factor-One cycle controller. The next section provides the hardware implementation of CPF-OCC technique with the results.
Constant Power Factor One Cycle Controller Basic One Cycle Control Method:
The OCC is a nonlinear control method that achieves the average value of a switched variable instantly i.e. in a single switching cycle [13-15]. There is a difference between the operating principles of PWM and OCC techniques. In both techniques, the reference signal is compared with the saw-tooth wave but reference signal is varied in accordance with the system requirement in PWM whereas in OCC saw-tooth is varied keeping reference signal remain constant.
Figure 1 shows a basic circuit of one cycle control technique. It consists of a resettable integrator, a comparator, an SR flip-flop and an oscillator for generating the clock signal (clock). Let U(t) is input, W(t) is an output signal. The desired averaged value of output is obtained in a single switching cycle of the switch 'SW'.
The oscillator determines the switching period Ts (constant) using the clock signal. For a time Ton the switch is closed and W(t)=U(t). For a time Toff the switch is opened and W(t)=0.
Thus the average value of output is same as the average of an input signal over ON period. i.e.
ο² ο½ ο²
ο
ο½
tons s
dt t T U dt t T W W
0
) 1 (
) 1 (
(1) Where
πΜ = The average value of output
W(t) = Instantaneous value of Output signal U(t) = Instantaneous value of Input signal Ts = Switching Period
Q
SETQ
CLR
S R
20 KHz
U(t) SW W(t)
Oscillator
WRef
Comparator Integrator
Gate Pulses
Reset
VINT
Figure 1. Basic One Cycle Controller
The instant that the logic level of the clock signal is "1", the output Q assumes to be logic "1" closing the key and its inverted output assumes a logic "0". The reset input of flip-flop assumes logic level "1" causing the output Q assumes the value
"0", opening the switch, and its inverted output assumes a logic
"1". The cycle repeats itself at the instant when the logic level of the clock back to "1". Therefore, the average value of the output signal will be exactly equal to the reference voltage in each cycle, whereas Ts is constant.
Constant Power Factor-One Cycle Controller:
The bi-directional AC-DC power converter which integrates AC grid and DC grid are shown in Figure 2. The single pole double-throw (SPDT) switch changes the mode of operation of the converter from rectifying to inverting as the switch position is changed from position 2 to 1. The switches S2, S4 are on and S1, S3 are off during 0 < t < DTs, and S2, S4 are off and S1, S3 are on during DTs < t <Ts.
Where
Ts = f1 is the switching period and
D = TTon
s is the duty ratio.
During 0<t<DTs,
π£πΏ= π£π + π£0 (2) During DTs < t <Ts,
π£πΏ= π£π β π£0 (3)
Figure 2.Single phase bi-directional ac-dc converter Using voltage-second balance of an inductor in one switching cycle,
(π£π + π£0)π· = (π£π β π£0)(1 β π·) (4)
ππ. (1 β 2π·) = π£π (5) Now, the controller is designed such that utility power factor is maintained constant. Thus converter with dc side load is assumed as resistive i.e. π£π = π π. ππ .
From Eqn. (5),
π π
π π(1 β 2π·). π£0= π π . ππ (6) Where
π π = current sensing resistor and π π = emulated resistor
Let
ππ=π π
π ππ£0 (7) Therefore Eqn. (6) becomes
ππ. (1 β 2π·) = π π . ππ (8) Based on above expression Basic OCC (B-OCC) is developed which generates the switching signals by comparing the saw- tooth waveform with the source current. The author Dharmraj V. Ghodke has proved (a) B-OCC exhibits distortion in input current when the converter is lightly loaded and also it is unstable in the inverting mode of operation, (b) power factor becomes poor with an increase in load power. The aforementioned problem is rectified either by using higher value of filter inductor or by adding fictitious current with the source current [11, 18&19] and the control logic expression
S1 IRFP460 L
5mH
450V 2200Β΅F Vs
230 Vrms 50 Hz 0Β°
Variable_Load
Ln2(β1)β
S2 IRFP460
S4 IRFP460
S3 IRFP460
Key = Space SPDT
Ln4(β6)β
Vg 400 V Rc 5Ξ©
based on which Modified OCC (M-OCC) is developed becomes
ππ. (1 β 2π·) = π π . (ππ + ππΉ) (9) Power factor problem still exists in M-OCC technique. Since Vm is proportional to the load power and as load power increases utility power factor decreases [11-12]. It is understood from large signal analysis of single phase bidirectional AC-DC converter. So Vm has chosen a low value and is maintained constant throughout the operating range, hence high power factor is maintained. The amplitude of signals obtained by multiplying the utility voltages by 1/RF is multiplied by the error existing between the sensed dc link voltage and the dc link voltage reference. The result is added to source current and the Constant Power Factor OCC (CPF- OCC) is developed with the following control logic expression
ππ. (1 β 2π·) = π π . (ππ β π£π) (10) The detailed structure of the controller of the CPF-OCC scheme is explained below with the block diagram shown in Figure 3.
The dc link capacitor voltage V0 is sensed and compared with the reference voltage V0Ref. The error so generated is fed to a PI controller. The fictitious current signal iF, which is proportional to the source voltage, is generated by multiplying VS by 1/RF. The inverted output (βVe) of the PI controller is multiplied with iF to generate the signal im. The sum of im and the signal proportional to the source current is (im+ RS*is) compared with the saw-tooth waveform (VR). A free running clock sets the frequency of this saw-tooth waveform. At every rising edge of the clock pulse, S2 and S4 are turned on. When the sum (im+
RS*is) becomes equal to the saw-tooth waveform, S2 and S4 are turned off, and S1 and S2 are turned on (S1-S4 are switches of the single phase bi-directional AC-DC converter).
Hardware Implementation and Results:
The controller is designed to the following specifications in table 1.
Table 1. The specification for controller
Parameters Values
Switching Frequency (fs) 20KHz Source Voltage (Vs) 230 Volts (RMS)
Reference voltage 5 volts
Vm 1
Proportional Constant πΎπ Integral Constant πΎπ
0.00447 1.6836
Inverted Saw-tooth Generator:
A saw-tooth cycle is generated by charging the capacitor at a constant rate and then rapidly discharging it with a switch. If not, the residual voltage might be present which will saturate with time and upset the integration process and hence the whole system [16]. Figure 4 shows a circuit utilizing this principle. In order to obtain a positive ramp, either input current of op-amp must always flow out of the summing junction or the applied input voltage must be of negative value. The switch used here for discharging a capacitor is n-JFET (BFW11).
Figure 3. Control block diagram of the CPF-OCC based single phase converter
Figure 4. Hardware setup for inverted saw-tooth wave generator
The gating signal for JFET is generated by using positive edge triggered circuit of IC CD4093 (It consists of four Schmitt trigger circuits. Each circuit functions as a two-input NAND gate with Schmitt trigger action on both inputs) and unity gain inverted amplifier LF356N. The corresponding waveforms are shown in Figure 9&10. The values R1, R2, C1
& C2 are chosen based on the formulae given in the application note of CD4093. If the magnitude of the obtained saw-tooth wave is not equal to twice the Vm, potential divider circuit is used.
The non-inverted saw-tooth wave is obtained by subtracting saw-tooth wave from a fixed dc value Vm (here Vm is considered as 1), which are shown in Figure 11, 12&13.
Current control Generator:
In order to generate switching pulses for power MOSFETs based on OCC techniques, a control current wave is generated. It is done by comparing the sensed dc link capacitor voltage V0 with the reference voltage V0Ref=5V.
The error so generated is fed to a PI controller. The fictitious current signal iF, which is proportional to the source voltage, is generated by multiplying VS by 1/RF. The inverted output (βVe) of the PI controller is multiplied with iF to generate the signal im. The sum of im and the signal proportional to the source current is (im+ RS*is) is referred as a current control signal. The hardware implementation of current control generator with a comparator is shown in Figure 5.
The AC voltage is sensed by using a 230/115 V potential transformer and the potential divider is used to make the sensed voltage to the required value. This scaled AC voltage is given to the MPY634 IC as one input, which acts as a fictitious current iF and is shown in Figure 16.
The MPY634 is a wide bandwidth, high accuracy, four- quadrant analog multiplier. Its differential X, Y, and Z inputs allow configuration as a multiplier, squarer, divider, square- rooter, and other functions while maintaining high accuracy.
An accurate internal voltage reference provides precise setting of the scale factor. The differential Z input allows user-selected scale factors from 0.1 to 10 using external feedback resistors. The pin diagram of MPY634 is shown in Figure 6.
Operation:
The transfer function for the MPY634 is:
πππ’π‘= π΄ [(π1β π2)(π1β π2)
ππΉ β (π1β π2)] (11) where:
A = open-loop gain of the output amplifier (typically85dB
at DC).
SF = Scale Factor. Laser-trimmed to 10V but adjustable over a 3V to the10V range using external resistors.
The output of PI controller and the sensed AC voltage are multiplied by using this MPY634KP analog multiplier. The respective waveforms are shown in Figure 15&17.
In order to sense the AC current, LTS 25-NP current transducer is used. It has been designed to conveniently measure single and three-phase AC as well as pulsed DC currents. It is capable of sensing the current waveform from the surrounding magnetic field without having to break into the circuit and its output is scaled using an inbuilt op-amp. It is capable of giving a voltage conversion rate of 50mV/A.
The instantaneous source current is shown in Figure 18 The output of multiplier circuit and the sensed current are
U1A
4093BP_15V
U1B
4093BP_15V
U3
LF356N
3
2
4 7
6 1 5
R1
C1
C2
R2 Vdd Vdd
Vee Vdd
R3
R4
U8
LF356N
3 2 4
7 6
1 5
Vee
Vdd
R5 C3
Q1 BFW11
R6
R7 R8 R9
R11 R10 U2
LF356N
3 2 4
7 6
1 5
Vee
Vdd
R12
R13 R14
R15 R16
R17 Triggered_pulse
Inverterd_Sawtooth
Inverted_amplifier
Subtractor
Reset_Integrator Potential_Divider
referred as a current control signal and is shown in Figure 19.
The current control signal is compared with the inverted saw- tooth signal using an aLM311N comparator and its output is shown in Figure 20.
SR Flip-Flop:
The CD4043BC is a quad cross-couple 3-STATE CMOS NOR latches. Each latch has a separate Q output and individual SET and RESET inputs. There is a common 3- STATE ENABLE input for all four latches. A logic β1β on the ENABLE input connects the latch states to the Q outputs.
A logic β0β on the ENABLE input disconnects the latch states from the Q outputs resulting in an open circuit condition on the Q output.
The positive edge triggered pulses of comparator output is inverted using the NOT gate and is given to reset pin of SR Flip-Flop, which is shown in Figure 21. A very low duty ratio of pulses, whose frequency is equal to the required switching frequency, are generated using CD4093 IC and is shown in
Figure 7. It is given to set pin of SR Flip-Flop through a NOT gate, which is shown in Figure 21. As we know that SR Flip- Flop output is indetermined when both set and reset inputs are logic high. So to avoid this problem, the comparator output is passed through positive edge triggered circuit and NOT gate before giving it to reset pin. Enable pin is made always high.
In H-Bridge Inverter the switches in the same leg should not conduct at the same time. Thatβs why we have to provide some Blanking Time between the two pulses. The Selection of Blanking is very important for the proper working of Inverter. The Blanking time is chosen to be just a few micro seconds for fast switching devices like MOSFETs and larger for slower switching devices. The pulses for first H-Bridge by providing Blanking Time between the two switches is shown in Figure 7. The IC used for Blanking Time provider is CD 4081 and its output signals are shown in Figure 24-26.
The experimental setup of CPF-OCC which is practiced on the single phase bi-directional AC-DC converter is shown in Figure 8.
Figure 5. Hardware setup for current control generator
Figure 6. Pin diagram of Multiplier IC MPY634KP
U4
MPY634
A=1 VS+
VS- IN1+
IN1-
IN2+
IN2- 1 OUT 2
3
8
5 7
4
U3
LF356N
3
2
4 7
6 1 5
Vdd
Vee R16
R1 Vo_actual
+5V R2
R3
R4 R5
U1
LF356N
3
2
4 7
6 1 5
R6
C3
R7 Vdd
Vee
PT
2:1 V1
230 Vrms 50 Hz 0Β°
R8 R9
R10
U8
LF356N
3 2 4
7 6
1 5
R11 R12
R13
R14 Is*Rs
U5
LM311N
B/STB VS+
GND
BAL VS-
2 3 4
8 7
1
5 6
Vee
Vdd Inverted_Sawtooth
To_Reset_Pin
R15 Subtractor
PI_Controller
Multiplier
ADDER Comparator
Figure 7. Pulses for single phase bi-directional converter
Figure 8. Experimental setup for 1KVA Single phase Bi-directional Converter
Figure 9.Outputs of CD 4093 IC
U7
4043BP_15V
Q0 Q1 R1 S1
EO S2 R2
VSS Q2 R3 Q3 S3
NC S0 R0
VDD
U2A
4093BP_15V
U6A 4001BD_15V C1 Vdd
R2
To_Reset_Pin
U2B
4093BP_15V
U6B 4001BD_15V C2 Vdd
C3 Triggered_pulse
R1 VDD
U1B 4001BD_15V
U3A 4081BP_15V R4
D1 C4 1N4148
R3
D2 C5 1N4148
U3B 4081BP_15V
Q
Q0
Figure 11.Output of Reset Integrator
Figure 12.Inputs of Subtractor Circuit for inverted saw-tooth wave
Figure 13.Output of Subtractor Circuit for inverted saw-tooth wave
Figure 14. Pulse for set pin of SR Flip-Flop
Figure 15. Output of PI controller
Figure 16. Fictitious Current Waveform
Figure 17. Output of Analog Multiplier
Figure 18. Instantaneous Source Current
Figure 19. Controlled current waveform
Figure 20. Output of Comparator
Figure 21. Inputs of SR-Flip Flop
Figure 22. Input and Output of SR-Flip Flop
Figure 23. Output of SR-Flip Flop and NOR gate
Figure 24. Input and Output of Delay circuit
Figure 25. Enlarged view of Input and Output of Delay
Figure 26. Enlarged view of Input and Output of Delay
CONCLUSION
This paper has reviewed the performances of three One Cycle Control schemes. The power factor of medium and high-power grid-connected converters based on Basic-OCC and Modified- OCC varies with the load. However, it is high and independent of load handled by the converter based on Constant Power Factor-OCC. Thus this paper presents the implementation of CPF-OCC using analog ICs. From this hardware experimentation, it was confirmed that the implementation of OCC is simple and can be easily constructed to achieve the acceptable gate signals for the power electronic converters.
ACKNOWLEDGMENT
The authors would like to thank Universiti Teknologi PETRONAS for supporting this work.
REFERENCES:
[1]. L. Rossetto, G. Spiazzi, and P.Tenti, βControl techniques for Power Factor Correction Converters,β The University of Padova βItaly.
[2]. Shi Zhang, DahengLi and Xu Wang, βControl Techniques for Active Power Filters,β International Conference on Elec. And Control Engg., pp. 3493-3498, 2010.
[3]. Q. Chongming and K. M. Smedley, βUnified Constant- frequency Integration Control of three phase standard bridge boost rectifiers with power factor Correction,β
IEEE Trans. Ind. Electron., vol. 50, no. 1, pp. 100-107, Feb. 2003.
[4]. Brown.R and Soldano.M, β One Cycle Control IC Simplifies PFC Designs,β Applied Power Electronics Conference, 20th annual IEEE, vol 2, pp. 825-829, 2005.
[5]. Q. Chongming, K. M. Smedley, and F. Maddaleno,
βUnified Constant frequency Integration Control of Active Power Filters-steady-state and dynamics,β IEEE Trans. Power Electron., vol. 16, no. 3, pp. 428-436, May 2001.
[6]. Q. Chongming and K. M. Smedley, βThree-Phase Bipolar Mode Active Power Filters,β IEEE Trans. On Ind. Appli., vol. 38, no. 1, pp. 149-158, Jan/Feb. 2002.
[7]. Q. Chongming, K. M. Smedley, and F.Maddaleno, βA single-phase Active Power Filter with One Cycle Control under unipolar operation,β IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 8, pp. 1623β1630, Aug. 2004.
[8]. T. Jin, L. Li, and K. M. Smedley, βA universal vector controller for three-phase PFC, APF, STATCOM, and grid connected inverter,β in Proc. IEEE Apple. Power Electron. Conf. Expo., vol. 1, pp. 594-600, 2004.
[9]. Q. Chongming and K. M. Smedley, βUnified Constant- frequency Integration Control of three phase standard bridge boost rectifiers with power factor Correction,β in Proc. IEEE CIEP, 2000, pp. 131-135.
[10]. P.D.Ziogas, βAn Active Power Factor Correction Technique for Three-phase Diode Rectifiers,β IEEE Trans. Power Electron., vol 6, no. 1, pp. 83-92, Jan. 1991.
[11]. D. V. Ghodke, K. Chatterjee, and B. G. Fernandes,
βModified One Cycle Controlled bi-directional high power factor AC to Dc converter,β IEEE Trans. Ind.
Eletron., vol. 55, no. 6, pp. 2459-2472, Jun. 2008.
[12] D. V. Ghodke, Sreeraj E.S., K. Chatterjee, and B. G.
Fernandes, βOne Cycle Controlled bi-directional AC-to- DC converter with Constant Power Factorβ IEEE Trans.
Ind. Eletron., vol. 56, no. 5, pp. 1499-1510, May. 2009.
[13]. Smedley, K. M., and Cuk, S. "One-Cycle Control of Switching Converters". Proceedings of 22nd Annual IEEE Power Electronics Specialists Conference, 1991, pp. 888-896.
[14].Smedley, K. M., and Cuk, S. "One-Cycle Control of Switching Converters". IEEE Transactions on Power Electronics, 10 (6), pp. 625633, 1995.
[15]. Smedley, K. M., and Cuk, S. "Dynamics of One-Cycle Controlled Cuk Convertersβ IEEE Transactions on Power Electronics, 10 (6), pp. 634639, 1995.
[16]. Sergio Franco, βDesign with Operational Amplifiers and Analog Integrated Circuitsβ, 3rd edition, Tata McGraw- Hill Publishing Company Limited, New Delhi, 2002.
[17]. Aluisio A. M. Bento, Puala K.P. Vieira, Edison R.C. da Silva βApplication of the One-Cycle Control Technique to a Three-phase Three-level NPC Rectifierβ, IEEE Transactions on Industry Applications, Vol 50, Issue 2, pp: 1177-1184, 2014.
[18]. Xiaoyong Ji, Ting Zhang, Hongyang su, Zezhong Xia, Zhi Tang, Guorong ZhuβSingle phase gird connected inverter based on one cycle current controlβ, IEEE 8th International Power Electronics and Motion Control Conference (IPEMC-ECCE Asia), pp: 2899-2903, 2016.
[19]. Nimesh V, Vinod John βDual Comparison One Cycle Control for Single-Phase AC to DC Convertersβ, IEEE Transactions on Industry Applications, Vol 52, Issue 4, pp: 3267-3278, 2016.
[20]. Aluisio A. M. Bento, Edison R.C. da Silva βApplication of the One-Cycle Control Technique for Integrated Power Quality Converterβ, IEEE 13th Brazilian Power Electronics Conference and 1st Southern Power Electronics Conference (COBEP/SPEC) pp: 1-6, 2015.
[21]. Snehal Bagawade, Majid Pahlevani, Shangzhi Pan, Praveen Jain βThree-phase Reactive Power Control Using OneCycle Controller for Wind Energy Conversion Systemsβ, IEEE 7th International Symposium on Power Electronics for Distributed Generation Systems (PEDG) pp: 1-6, 2016.