• Tidak ada hasil yang ditemukan

Chapter 8: FET Amplifiers

N/A
N/A
Protected

Academic year: 2025

Membagikan "Chapter 8: FET Amplifiers"

Copied!
29
0
0

Teks penuh

(1)

Chapter 8:

(2)

Introduction Introduction

FETs provide:

FETs provide:

FETs provide:

FETs provide:

• Excellent voltage gain

Hi h i i d

• High input impedance

• Low-power consumption

• Good frequency range

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

2

2

(3)

FET Small

FET Small--Signal Model Signal Model g g

Transconductance Transconductance

Th l ti hi f h i I t th di h i

The relationship of a change in I D to the corresponding change in V GS is called transconductance transconductance

Transconductance is denoted g and given by:

Transconductance is denoted g m and given by:

m D

g Δ I

=

GS

m V

g Δ

(4)

Graphical Determination of g Graphical Determination of g p p g g m m m m

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

4

4

(5)

Mathematical Definitions of g Mathematical Definitions of g g g m m m m

GS m D

V g I

Δ

= Δ

⎥ ⎦

⎢ ⎤

⎡ −

=

P GS P

m DSS

V 1 V V

g 2I

P m0 DSS

V g = 2I

⎡ Where V GS =0V

⎥ ⎦

⎢ ⎤

⎡ −

=

P m0 GS

m V

1 V g

g

DSS D P

GS

I I V

1 − V =

I V ⎞

Where

DSS m0 D

P m0 GS

m I

g I V

1 V g

g ⎟⎟ ⎠ =

⎜⎜ ⎞

⎛ −

=

(6)

FET Impedance FET Impedance

Input impedance:

Input impedance:

p p

Ω

i = Z

d

o y

r 1 Z = = Output Impedance:

Output Impedance:

y os

Δ V

where:

constant V

D

d DS GS

I

r = V =

Δ Δ

y os = admittance parameter listed on FET specification sheets.

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

6

6

(7)

FET AC Equivalent Circuit

FET AC Equivalent Circuit

(8)

Common

Common--Source (CS) Fixed Source (CS) Fixed--Bias Circuit ( ( ) ) Bias Circuit

The input is on the gate and the output is on the drain

There is a 180° phase shift between input and output

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

8

8

(9)

Calculations Calculations Calculations Calculations

Input impedance:

Input impedance:

G i R Z =

Output impedance:

Output impedance:

d D

o R || r Z =

R Z

p p

p p

10R D r

o d D

R

Z ≅ ≥

Voltage gain:

Voltage gain:

) R

||

(r V g

A V m d D

i

v = o = − Voltage gain:

Voltage gain:

i

D d

10R D r

m i

v o g R

V A V

− ≥

=

=

(10)

Common

Common--Source (CS) Self Source (CS) Self--Bias Circuit ( ( ) ) Bias Circuit

This is a common-source amplifier

configuration, so the input is on the gate and the output is on the drain

There is a 180° phase shift between input and output

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

10

10

(11)

Calculations Calculations

R Z

Input impedance:

Input impedance:

G i R Z =

Output impedance:

Output impedance:

D d

o r || R Z =

R Z

p p

p p

10R D r

o d D

R

Z ≅ ≥

) R

||

(r g

A v = − m d D Voltage gain:

Voltage gain:

D d 10R D r

m

v g R

A = − ≥

(12)

Common

Common--Source (CS) Self Source (CS) Self--Bias Circuit Bias Circuit

Removing C s affects the gain of the circuit. g

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

12

12

(13)

Calculations Calculations

G i R Z =

Input impedance:

Input impedance:

G i

Output impedance:

Output impedance:

10R D r

o d D

R

Z ≅ ≥

D

o g m R

A = V = − Voltage gain:

Voltage gain:

d S S D

i m v

r R R R

g V 1

A +

+ +

=

=

D m

o g R

A V r 1 0 (R R )

S m

D m i

v o d D S

R g 1

g

A V ≥ +

− +

=

=

(14)

Common

Common--Source (CS) Voltage Source (CS) Voltage--Divider Bias Divider Bias

This is a common-source

amplifier configuration, so the input is on the gate and the p g output is on the drain.

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

14

14

(15)

Impedances Impedances

Input impedance:

Input impedance:

2 1

i R || R Z =

Output impedance:

Output impedance:

D d

o r || R Z =

Output impedance:

Output impedance:

10R D r

o d D

R

Z ≅ ≥

Voltage gain:

Voltage gain:

) R

||

(r g

A v = − m d D

Voltage gain:

Voltage gain:

D d 10R D r

m

v g R

A = − ≥

(16)

Source Follower (Common

Source Follower (Common--Drain) Circuit Drain) Circuit Source Follower (Common

Source Follower (Common--Drain) Circuit Drain) Circuit

In a common-drain amplifier In a common drain amplifier configuration, the input is on the gate, but the output is from the source

source.

There is no phase shift between

i t d t t

input and output.

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

16

16

(17)

Impedances Impedances

R Z

Input impedance:

Input impedance:

G i R Z =

Output impedance:

Output impedance:

m S

d

o g

|| 1 R

||

r Z =

1

S d 10R r

m S

o g

|| 1 R

Z ≅ ≥

Voltage gain:

Voltage gain:

) R

||

(r g 1

) R

||

(r g V

A V

S d

m

S d

m i

v = o = + Voltage gain:

Voltage gain:

10 S r

m

v o d

R g 1

R g V

A V ≥

= +

=

(18)

Common

Common--Gate (CG) Circuit Gate (CG) Circuit ( ( ) )

The input is on the source The input is on the source and the output is on the drain.

There is no phase shift between input and output.

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

18

18

(19)

Calculations Calculations

Input impedance:

Input impedance:

⎥ ⎦

⎢ ⎤

⎡ +

= +

d m

D S d

i 1 g r

R

|| r R Z

1

Output impedance:

Output impedance:

D d

10R r

m S

i g

|| 1 R

Z ≅ ≥

Output impedance:

Output impedance:

d D

o R || r Z =

Voltage gain:

Voltage gain:

10 r D

o R d

Z ≅ ≥

⎥ ⎦

⎢ ⎤

⎡ +

d D D

m

o r

R R

V g A g R

Voltage gain:

Voltage gain:

⎥ ⎦

⎢ ⎤

⎡ +

= ⎣

=

D d i

v o

r 1 R V

A V A v = g m R D r d ≥ 10R D

(20)

D

D--Type MOSFET AC Equivalent Type MOSFET AC Equivalent yp yp q q

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

20

20

(21)

E

E--Type MOSFET AC Equivalent Type MOSFET AC Equivalent E

E--Type MOSFET AC Equivalent Type MOSFET AC Equivalent

g m and r d can be found in

the specification sheet for

the FET.

(22)

Common

Common--Source Drain Source Drain--Feedback Feedback Common

Common Source Drain Source Drain Feedback Feedback

There is a 180° phase shift between input and output.

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

22

22

(23)

Calculations Calculations

Input impedance:

Input impedance:

) R

||

(r g 1

R

||

r Z R

D d

m

D d

i + F

= +

10R R

||

F R i

Z ≅ R ≥

Output impedance Output impedance::

D d

D d

F

r || R , r 10R R

D m i 1 g R

Z >> ≥

≅ +

p p

p p

D d

F

o R || r ||R Z =

D d

D d

F r || R , r 10R R

D o R

Z ≅ >> ≥

D d

D d

F || ,

Voltage gain Voltage gain::

) R

||

r

||

(R g

A v = − m F d D

D m

v g R R r ||R ,r 10R

A ≅ − >> ≥

(24)

Common

Common--Source Voltage Source Voltage--Divider Bias Divider Bias Common

Common--Source Voltage Source Voltage--Divider Bias Divider Bias

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

24

24

(25)

Calculations Calculations

Input impedance Input impedance::

2 1

i R || R Z =

O t t i d O t t i d

D d

o r || R Z =

Output impedance:

Output impedance:

R

Z o D r 10 R d

Z ≅ ≥

Voltage gain:

Voltage gain:

) R

||

(r g

A v = − m d D

R g

A ≅

Voltage gain:

Voltage gain:

D d 10R r

D m

v g R

A ≅ − ≥

(26)

Summary Table Summary Table y y

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

more…

26

26

(27)

Summary Table

Summary Table y y

(28)

Troubleshooting Troubleshooting Troubleshooting Troubleshooting

Check the DC bias voltages:

Check the DC bias voltages:

If not correct check power supply, resistors, FET. Also check to ensure that the coupling capacitor between amplifier stages is OK.

.

Check the AC voltages:

Check the AC voltages:

If not correct check FET capacitors and the loading effect of the next If not correct check FET, capacitors and the loading effect of the next stage

Copyright ©2009 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458 • All rights reserved.

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

28

28

(29)

Practical Applications Practical Applications pp pp

Three

Three--Channel Audio Mixer Channel Audio Mixer Silent Switching

Silent Switching

Phase Shift Networks

Phase Shift Networks

Motion Detection System

Motion Detection System

Motion Detection System

Motion Detection System

Referensi

Dokumen terkait

In particular, in the balanced input mode it is especially desirable that both the positive and negative inputs of the amplifier have the same input impedance so as to maintain

Collector Feedback Biasing This self biasing collector feedback configuration is another beta dependent biasing method which requires two resistors to provide the necessary DC bias

Stage 1 Stage 2 Modifications and circuit tuning to meet the specifications Layout design and DRC and LVS simulation Stage 4 Stage 3 Design of the CMOS operational amplifier

The gain is reduced with the laser in the cavity due to the laser extracting the energy stored in the amplifier The gain flatness for the gain clamped amplifier is worse compared the

The external circuit need also built together with a filter circuit design to avoid bias current from low- noise amplifier circuit swap back flow to ac signal circuit.. The design of a

Against the common wise and traditional mind-set of management, the strategic process is not something that happens only at the Corporate Offices; between a group of directors reasoning

Stable state of the monostable circuit the state of the circuit before the trigger pulse is applied: The output of G1 is high at VDD , the capacitor is discharged, and the input voltage

× 1 12 3 # 10 ot : output gate xt : input cell σ : sigmoid activation function ht−1 : output cell previously Wo : weights output gate bo : bias output gate • Hidden State st The